


General Description		Product Summary	
<ul style="list-style-type: none"> Trench Power MV MOSFET technology Low $R_{DS(ON)}$ Low Gate Charge Optimized for fast-switching applications RoHS and Halogen-Free Compliant 		V_{DS}	40V
Applications <ul style="list-style-type: none"> Synchronous Rectification in DC/DC and AC/DC Converters Isolated DC/DC Converters in Telecom and Industrial 		I_D (at $V_{GS}=10V$)	100A
		$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 0.99mΩ
		$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 1.5mΩ
		100% UIS Tested	
		100% R_g Tested	
			



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AON6590	DFN 5x6	Tape & Reel	3000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	I_D	100	A
$T_C=100^\circ C$		100	
Pulsed Drain Current ^C	I_{DM}	400	
Continuous Drain Current	I_{DSM}	67	A
$T_A=70^\circ C$		54	
Avalanche Current ^C	I_{AS}	65	A
Avalanche energy $L=0.3mH$ ^C	E_{AS}	634	mJ
V_{DS} Spike	V_{SPIKE}	48	V
Power Dissipation ^B	P_D	208	W
$T_C=100^\circ C$		83	
Power Dissipation ^A	P_{DSM}	7.3	W
$T_A=70^\circ C$		4.7	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	14	17	°C/W
Maximum Junction-to-Ambient ^{AD}		40	50	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.45	0.6	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	40			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=40\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			±100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.8	2.3	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		0.78	0.99	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		1.17	1.55	
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		100		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.66	1	V
I_S	Maximum Body-Diode Continuous Current ^G				100	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=20\text{V}, f=1\text{MHz}$		8320		pF
C_{oss}	Output Capacitance			1438		pF
C_{rss}	Reverse Transfer Capacitance			85		pF
R_g	Gate resistance	f=1MHz	0.5	1.15	1.8	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, I_D=20\text{A}$		100		nC
$Q_g(4.5\text{V})$	Total Gate Charge			45		nC
Q_{gs}	Gate Source Charge			25		nC
Q_{gd}	Gate Drain Charge			7		nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, R_L=1.0\Omega, R_{\text{GEN}}=3\Omega$		19		ns
t_r	Turn-On Rise Time			7		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			69		ns
t_f	Turn-Off Fall Time			10		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=400\text{A}/\mu\text{s}$		26		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=400\text{A}/\mu\text{s}$		83		nC

A. The value of R_{JJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\text{JJA}} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.

D. The R_{JJA} is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.







F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms






ALPHA & OMEGA
SEMICONDUCTOR

Document No.	PD-02220
Version	A
Title	AON6590 Marking Description

DFN5X6 PACKAGE MARKING DESCRIPTION



Green product


NOTE:

LOGO	- AOS Logo
6590	- Part number code
F	- Fab code
A	- Assembly location code
Y	- Year code
W	- Week code
L&T	- Assembly lot code


PART NO.	DESCRIPTION	CODE
AON6590	Green product	6590



DFN5x6_8L_EP1_P PACKAGE OUTLINE



RECOMMENDED LAND PATTERN



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.85	0.95	1.00	0.033	0.037	0.039
A1	0.00	—	0.05	0.000	—	0.002
b	0.30	0.40	0.50	0.012	0.016	0.020
c	0.15	0.20	0.25	0.006	0.008	0.010
D	5.10	5.20	5.30	0.201	0.205	0.209
D1	4.25	4.35	4.45	0.167	0.171	0.175
E	5.45	5.55	5.65	0.215	0.219	0.222
E1	5.95	6.05	6.15	0.234	0.238	0.242
E2	3.525	3.625	3.725	0.139	0.143	0.147
E3	1.175	1.275	1.375	0.046	0.050	0.054
e	1.27 BSC			0.050 BSC		
L	0.45	0.55	0.65	0.018	0.022	0.026
L1	0	—	0.15	0	—	0.006
L2	0.68 REF			0.027 REF		
θ	0°	—	10°	0°	—	10°


UNIT: mm

NOTE

1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
MOLD FLASH AT THE NON-LEAD SIDES SHOULD BE LESS THAN 6 MILS EACH.
2. CONTROLLING DIMENSION IS MILLIMETER.
CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.






DFN5x6 Carrier Tape



UNIT: MM

PACKAGE	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
DFN5x6 (12 mm)	6.30 ±0.10	5.45 ±0.10	1.30 ±0.10	1.50 MIN.	1.55 ±0.05	12.00 ±0.30	1.75 ±0.10	5.50 ±0.10	8.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.30 ±0.05

DFN5x6 Reel




UNIT: MM

TAPE SIZE	REEL SIZE	M	N	W	W1	H	K	S	G	R	V
12 mm	Ø330	Ø330.00 ±0.50	Ø97.00 ±0.10	13.00 ±0.30	17.40 ±1.00	Ø13.00 +0.50 -0.20	10.60	2.00 ±0.50	---	---	---

DFN5x6 Tape

Leader / Trailer
& Orientation





AOS Semiconductor Product Reliability Report

AON6590, rev A

Plastic Encapsulated Device

ALPHA & OMEGA Semiconductor, Inc

www.aosmd.com



This AOS product reliability report summarizes the qualification result for AON6590. Accelerated environmental tests are performed on a specific sample size, and then followed by electrical test at end point. Review of final electrical test result confirms that AON6590 passes AOS quality and reliability requirements. The released product will be categorized by the process family and be routine monitored for continuously improving the product quality.

Table of Contents:

- I. Product Description
- II. Package and Die information
- III. Reliability Stress Test Summary and Results
- IV. Reliability Evaluation

I. Product Description:

- Trench Power AlphaMOS (α MOS MV) technology
- Low $R_{DS(ON)}$
- Low Gate Charge
- Optimized for fast-switching applications
- RoHS and Halogen-Free Compliant

Details refer to the datasheet.

II. Die / Package Information:

	AON6590
Process	Standard sub-micron 40V N-Channel AlphaMOS
Package Type	DFN5x6
Lead Frame	Bare Cu
Die Attach	Solder Paste
Bond	Cu Clip
Mold Material	Epoxy resin with silica filler
Moisture Level	Up to Level 1

III. Reliability Stress Test Summary and Results

Test Item	Test Condition	Time Point	Total Sample Size	Number of Failures	Reference Standard
HTGB	Temp = 150°C , Vgs=100% of Vgsmax	168 / 500 / 1000 hours	693 pcs	0	JESD22-A108
HTRB	Temp = 150°C , Vds=80% of Vdsmax	168 / 500 / 1000 hours	693 pcs	0	JESD22-A108
MSL Precondition	168hr 85°C / 85%RH + 3 cycle reflow@260°C (MSL 1)	-	4158 pcs	0	JESD22-A113
HAST	130°C , 85%RH, 33.3 psia, Vds = 80% of Vdsmax	96 hours	924 pcs	0	JESD22-A110
H3TRB	85°C , 85%RH, Vds = 80% of Vdsmax	1000 hours	462 pcs	0	JESD22-A101
Autoclave	121°C , 29.7psia, RH=100%	96 hours	924 pcs	0	JESD22-A102
Temperature Cycle	-65°C to 150°C , air to air,	250 / 500 cycles	924 pcs	0	JESD22-A104
HTSL	Temp = 150°C	1000 hrs	693 pcs	0	JESD22-A103
Power Cycling	Δ Tj = 100°C	15000 cycles	231 pcs	0	AEC Q101

Note: The reliability data presents total of available generic data up to the published date.

IV. Reliability Evaluation

FIT rate (per billion): 3.52

MTTF = 32433 years

The presentation of FIT rate for the individual product reliability is restricted by the actual burn-in sample size. Failure Rate Determination is based on JEDEC Standard JESD 85. FIT means one failure per billion hours.

Failure Rate = Chi² x 10⁹ / [2 (N) (H) (Af)] = 3.52

MTTF = 10⁹ / FIT = 32433 years

Chi² = Chi Squared Distribution, determined by the number of failures and confidence interval

N = Total Number of units from burn-in tests

H = Duration of burn-in testing

Af = Acceleration Factor from Test to Use Conditions (Ea = 0.7eV and Tuse = 55°C)

Acceleration Factor [Af] = Exp [Ea / k (1/T_j u - 1/T_j s)]

Acceleration Factor ratio list:

	55 deg C	70 deg C	85 deg C	100 deg C	115 deg C	130 deg C	150 deg C
Af	259	87	32	13	5.64	2.59	1

T_j s = Stressed junction temperature in degree (Kelvin), K = C+273.16

T_j u =The use junction temperature in degree (Kelvin), K = C+273.16

k = Boltzmann's constant, 8.617164 X 10⁻⁵eV / K